CpE 100: Digital Logic Design I
Course Syllabus - Spring 2016

Time and room: M W 4:00 p.m. to 5:15 p.m., SEB 1242
Prerequisites: MAT 126-127 or MAT 128 (Pre Calculus I and II) (GRADE C or above)

Instructor: Dr. Dawid Zydek
email: zydek@unlv.nevada.edu
www: http://www.ee.unlv.edu/~dav/
Office: TBE B-350 (It is Lab. Please contact me in advance if you want to see me)
Office Hours: M W 3:30 p.m. to 4:00 p.m.
5:15 p.m. to 6:00 p.m.,
or by appointment

TA/grader: Claire Tsagkari
TA/grader email: tsagari@unlv.nevada.edu
TA/grader office: TBE-B310
TA/grader office hours: T 1:00 p.m. to 4:00 p.m.
or by appointment

Nima Mohseni
TA/grader email: mohseni@unlv.nevada.edu
TA/grader office: TBE-B310
TA/grader office hours: M T W 11:00 a.m. to 4:00 p.m.
or by appointment

Semester Grades will be computed as follows:
Midterm 1 25 % (Wednesday, Mar 2, 4:00 p.m.)
Midterm 2 25 % (Wednesday, Apr 27, 4:00 p.m.)
Final exam: 30 % (Monday, May 9, 6:00 p.m. Cumulative, covers all material)
Homework: 20 %

Grading Scale (subject to change):
A: 100%-92%; A-: 91%-87%; B+: 86%-82%; B: 81%-78%; B-: 77%-74%; C+: 73%-70%
C: 69%-61%; C-: 60%-51%; D+: 50%-47%; D: 46%-43%; D-: 42%-39%; F: 39%-0%

Important announcements and notices will be announced in class and on the website (please find the website link above).
Homework will be due on the designated day at the start of class. No credit will be given for late homework. Homework problems will not be discussed in class. You are welcome to clear doubts in my office during office hours.
Office Hours: Please see above. If you are not able to make these times, contact me and make an appointment.
Late homework will be accepted for full credit if and only if illness or truly urgent business interferes with the schedule of the course. Please make arrangements in advance.
No make up for test/exam will be given under any circumstances. If the student presents convincing evidence for his/her absence on the exam day, he/she will be allowed to take the final with an additional weight equal to that of the mixed exam.
Last date to drop classes: April 1, 2016.
As per the University rules, drops and withdrawals will not be allowed after this date even with instructor approval.
Cheating: Students are encouraged to discuss problems with each other. However please do not copy homework. It is not going to help you in the long run.
Any person caught cheating will be given an ‘F’ grade for the course and reported to appropriate university officials.
If you have a documented disability that may require assistance, you will need to contact the Disability Resource Center (DRC) for coordination in your academic accommodations. The DRC is located in the Student Services Center (SSC), Room 137. The phone number is 895 0866 or TDD 895-0652. Or visit the DRC website at: http://studentlife.unlv.edu/disability/
It is UNLV’s policy to give students who miss class because of observance of religious holidays the opportunity to make up missed work. Students are responsible for notifying the instructor no later than the January 27, 2016) of plans to observe the holiday.

Rules Regarding Homework
• Do not wait to finish the chapter to start your homework.
• All homework assignments are due in class at the beginning of class.
• All problems must be written neatly on 8.5 by 11 inch paper.
• Put a box around your final answer.
• Staple all your sheets together. I will not accept loose papers.

Topics:
Chapters 1-12 in the textbook.

Dawid Zydek
January 20, 2016
CpE 100: Digital Logic Design I
Course Description

CATALOG DATA

COURSE OBJECTIVES
To gain the knowledge on
- Number systems and binary arithmetic, basics of switching algebra, simplification and minimization methods for Boolean functions
- Basic gates and simple integrated circuits that can be used for combinational network design
- Different types of flip-flops, basics of sequential network design

TOPICS
- Number systems and binary arithmetic
- Basics of switching algebra
- Simplification and minimization methods for Boolean functions
- AND, OR, NOT, NAND, NOR, EXOR gates as construction blocks for switching network design
- Medium scale integrated circuits that can be used for combinational network design
- Different types of flip-flops and their functionality
- Basics of sequential networks design
- Functionality of multiplexers, decoders, ROMs, PLAs, PALs

COURSE OUTCOMES
Upon completion of this course, students should be able to:
- Convert between number systems and perform binary arithmetic operations
- Simplify Boolean expressions and prove validity of equations
- Analyze and design combinatorial networks using basic gates
- Derive minterm and maxterm expansions for the functions given algebraically or by truth tables.
- Design multi- and two-level NOR and NAND networks, including multi-output networks
- Design combinational networks using multiplexers, decoders and ROMs
- Construct timing diagrams for asynchronous and synchronous networks
- Design simple sequential circuits using flip-flops