## Xilinx Design Language

Bill Jason P. Tomas University of Nevada- Las Vegas Dept. of Electrical and Computer Engineering


## What is Xilinx Design Language?

 XDL is a human-readable ASCII format compatible with the more widely used NCD (Netlist Circuit Description). XDL and NCD files are both native Xilinx netlist formats for describing and representing FPGA designs.

FPGA **Netlist Circuit Description** Bit File implementation . Logic synthesis HDL Primitive gates are mapped onto Bit files is VHDL or Verilog the FPGA resources (logic cells, generated and I/O, specialized cores, etc.) download onto FPGA board **XDL Files** Human read-able NCD file


## XDL Designs


- XDL is able to represent designs that are:
  - Mapped (unplaced and unrouted)
  - Partially placed and unrouted
  - Partially placed and routed
  - Fully placed and unrouted
  - Contain hard macros and instances of hard macros
  - A hard macro definition





#### What is a netlist?

 A netlist is a text representation of a circuit diagram or schematic (textual or schematic). The netlist can be generated on any level of the design process whether it be on the transistor level or gate level.













#### Available Resources via XDL


- XDL reports (XDLRC files) can be generated to give a description of all FPGA resources and their connections between each other.
- These reports vary from a few megabytes (smaller devices) up to several gigabytes (newer devices).
- Uses Xilinx tile structure of the FPGA, consisting of CLBs, I/O tiles, Configurable Interconnects, and specialized cores (block RAM, power PCs, DSPs).












## Overview of XDLRC Syntax

- <u>Tiles</u>: Building blocks of Xilinx FPGAs, which are arranged in a 2D array of tiles. Each tile is declared with a "tile" directive, followed by a row and column index (global), type (CLB, DSP, BRAM), tile specific coordinates, and the number of primitive sites in the tiles. Tiles can have three sub-nodes: primitives, wires, and PIPs.
- <u>Primitive Sites</u>: Location on the FPGA that allows for an instance of that primitive type (ex: multiple slice types for a single CLB). Given with a unique name (ex. SLICE\_X9Y127) and type (SLICEL). They also contain pinwires which describe the name and direction of pins in the primitive site.

### **Overview of XDLRC Syntax**

- Wire: Routing resource that exists in the tile that may have zero or more connections leaving the tile. These connections are described using the tile name, and wire name of that tile denoting connectivity. These connections are not programmable, however the PIPs which control the direction of the bit data can be controlled.
- <u>PIP</u>: Unidirectional routing resource used within the net to complete routing connections between sources and destinations. Described using an existing tile and two wires with a connection between them.



#### **XDL System Design Representation**

- XDL can also be used to implement a complete design of a system as an XDL netlist description.
- NCD files (generated by Xilinx ISE) can be converted to XDL files and vice-versa with internal commands in ISE.
- Describe implementation of a system after map and routing has been performed, and can include placement information of primitive sites, and their routing in terms of switch matrix connections.
- Although the system and resource description share common syntactical elements, they differ in their structure.

## XDL Syntax – Design Statement

Design statements (1 per design) contain global information which includes the name of the design and the intended Xilinx FPGA device. In can also contain a list of attributes in a "cfg" body, which allows the user to configure a certain aspect of the design

```
Virtex-5 LXT Device
          Design Name
    gate" xc5v1x20tff323-2 v3.2
_DESIGN_PROP::BUS_INFO:4:INPUT:A<3:0>
DESIGN PROP::BUS INFO:4:INPUT:B<3:0>
DESIGN_PROP::BUS_INFO:4:OUTPUT:Result<3:0>
DESIGN PROP:P3 PLACE OPTIONS:EFFORT LEVEL:high
_DESIGN_PROP::P3_PLACED:
DESIGN_PROP::PIN_INFO:A<3>:/mux_gate/PACKED/mux_gate/A<3>/A<3>/PAD:INPUT:0:A<3\:0>
_DESIGN_PROP::PIN_INFO:B<0>:/mux_gate/PACKED/mux_gate/B<0>/B<0>/PAD:INFUT:3:B<3\:0>
_DESIGN_PROP::PIN_INFO:B<1>:/mux_gate/PACKED/mux_gate/B<1>/PAD:INFUT:2:B<3\:0>
DESIGN_PROP::PIN_INFO:B<2>:/mux_gate/PACKED/mux_gate/B<2>/B<2>/PAD:INPUT:1:B<3\:0>
______
DESIGN_PROP::PIN_INFO:B<3>:/mux_gate/PACKED/mux_gate/B<3>/B<3>/PAD:INPUT:0:B<3\:0>
DESIGN FROP::PIN INFO:Result<2>:/mux oate/FACKED/mux oate/Result<2>/Result<2>/PAD:OUTPUT:1:Result<3\:0>
```

#### XDL Syntax – Module Statement

```
module "moduleName" "anchorInstanceName" , cfg "_SYSTEM_MACRO::FALSE";
port "portName1" "anchorInstanceName" "F2";
port "portName2" "anotherInstanceInTheModule" "F4";
...
inst "anchorInstanceName" "SLICEL", placed CLB_X14Y4 SLICE_X23Y8 , ...
net "aNetInsideTheModule" , ...
endmodule "moduleName";
```

Modules are collections of instances and nets which can be described as hard macros if the instances are placed and nets are routed. A module will have a list of ports that determine the interface of the hard macro or module and each module will have its own list of instances and nets to describe the logic inside.

#### XDL Syntax – Instance Statement

The instance statement, which begins with the keyword ♠ "inst", is an instance of an FPGA primitive which can be placed or unplaced depending if a tile and primitive site location are specified. ♠ The instance also has a primitive type (such as SLICEL, SLICEM, etc). Instances are configured with a cfg♠ string which is a list of attributes that define LUT content, and other functionality.

```
inst "Result<0" "IOB", placed CIOB_X17129 R1 ,
cdg " DIFFI_INUSED::#OFF_DIFF_IERR::#OFF_DUSED::O_RADOUTUSED::#OFF_
FULLTYPE::#OFF_DIFF_IERR::#OFF_DIRX::#OFF_OUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIFF_IERR::#OFF_DIRX::#OFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIFF_IERR::#OFF_DIRX::#OFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIFF_IERR::#OFF_DIRX::#OFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIFF_IERR::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIRX::#OFF_DIRY::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIRXD::#OFF_DIRY::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIRXD::#OFF_DIRY::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIRY::#OFF_DIRY::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFF_DIRY::#OFFF_DIRY::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRY::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRY::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRY::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF

FULLTYPE::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF


FULLTYPE::#OFFF_DIRX::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::O_RADOUTUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DIRX::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OFFF_DUSED::#OF
```


### **Different XDL Applications**


- Implementing bus macros
- Constraining routing
- Remapping on-chip clocks
- Homogenous placement and routing
- Netlist Relocation
- Design Merging

### Implementing Bus Macros

- Bus macros are used to implement the interfaces between the static system and the reconfigurable modules that will be swapped at run-time.
  - Requirement for a <u>static-only</u> system in the physical implementation of a reconfigurable system is **binding** of the partial module entity signals to a set of
     predefined wires of the FPGA fabric. This separates partial resources from resources used to implement the static system, allowing run-time reconfigurable systems to be implemented.








# **Routing Constraints**


To implement a reconfigurable system using the bus macro approach, the macros have to be placed on the border between the static system and a partial module. This is accomplished by creating constraints in the macro file. For more in-depth floor planning there are *area group* and *prohibit* constraint functions in ISE which groups designs in a certain area of the FPGA or prohibits it respectively, but these functions do not aid in routing the necessary nets and wires.


A solution is to use block macros, which are generated to occupy a definable set of routing resources. A block macro consists of primitive instantiations acting as drivers, which are the starting points of antenna nets, that have no input pins, but contain PIP statements.



## Clock Remapping of a System

- With XDL, it is possible to remap a reconfigurable module or any other part of a system to another clock without affecting the rest of the system.
- Can be used in a component-based design in which a fully placed and routed module from one system can move to another, even if they have been implemented using different clock networks. → Operation of modules can swap between two clock domains, since no dedicated clock domain is required to control the clock frequency of a module.






#### **Netlist Relocation**

- With a fully placed and routed netlist, each components XY coordinates can be relocated by a given offset, thus making it possible to relocate the entire netlist.
  - Must have knowledge of resource layout since netlist cannot be arbitrarily relocated anywhere on the FPGA.
  - Each tile type has a specific XY coordinate system in addition to the global coordinate system, thus relocating a netlist's tile types can affect the design routing.

### **Design Merging**

- Two XDL netlists can be merged into a single design (provided sufficient resource on the FPGA).
- In the case of disjointed netlist resources, the XDL design can be concantenated
- Ability to merge functionality of different FPGAs into a larger one.
- In order to merge any design, XDL takes advantage of the possiblity to assign symbolic identifier to instances.



### **XDL Cons**

- Different ISE versions have different adaptations of the Xilinx design flow. Errors in mapping and macro port specifications have been found in the latest release.
- No formal documentations available for new Xilinx FPGA devices
  - Changes and/or additions in XDL not directly specified (only format for each syntax is given)
- Hierarchy for macros should be avoided
  - All macros should be instantiated in the top-level design
  - When instantiating macros in a sub hierarchy, some tools might fail to implement the design

