A Novel High-Speed Parallel Scheme for Data Sorting Algorithm Based on FPGA

Shengnan Dong, Xiaotao Wang,
College of Astronautics
Nanjing University of Aeronautics and Astronautics
Nanjing, China

Xingbo Wang
School of Control Science and Engineering
Shandong University
Jinan, China

Abstract—Efficient data sorting is important for searching and optimization algorithms in high time demanding fields such as image and multi-media data processing. To accelerate the data sorting algorithm applied in practical normalized cross-correlation image matching, a novel high-speed parallel sorting scheme based on field programmable gate array (FPGA) is proposed in this paper. When the FPGA chip used has low available logic resource for sorting, the scheme is further extended with random access memory (RAM) as indicators for sorted data to sort large data set. Function and timing simulation with Quartus II 8.0 and practical experiment of the parallel sorting scheme based on the FPGA chip applied in normalized cross-correlation image matching sub-system have shown that this scheme can effectively improve the speed performance with more logic resources used.

The related principles of the proposed approaches will be introduced in Section II. The simulation results and practical experiment results will be presented in Section III, followed by a conclusion in Section IV.

II. BASIC PRINCIPLES

A. Data Sorting Scheme for Short Data Set

The schematic of the parallel data sorting scheme for short data set is shown in Fig. 1, and the corresponding address buffering scheme is shown in Fig. 2. In Fig. 1, the whole processing unit, which can sort \( N \) data with \( N \) steps and perform data transfer from DFFs (D-flip-flops) to the resultant RAM with the following \( N \) steps, consists of \( N \) cascade sub-modules including a comparator denoted by \( \text{Comparator}(n) \), an AND gate, a group of DFFs denoted by \( \text{DFF}(n) \), and a multiplexer denoted by \( \text{Mux}(n) \), where \( n \) denotes the \( n \)th sub-module, \( n=1,\ldots,N \). The data inputs to be sorted with required bus width are denoted by \( \text{data} \). The clock enable signal for data input is denoted by \( \text{d_ena} \). The outputs of the comparator and the AND gate in the \( n \)th sub-module are denoted by \( \text{ageb}(n) \) and \( \text{Ena}(n) \), respectively. The input and output of the \( \text{DFF}(n) \) are denoted by \( d(n) \) and \( b(n) \), respectively. The whole sorting process is given as follows.

At the beginning, all the outputs of \( \text{DFF}(n) \), \( n=1,\ldots,N \), are initialized to be the minimum representable value. For example, for signed fixed-point data with 8-bits width, the minimum representable value is equal to -127; for unsigned fixed-point data with the same width, the minimum representable value is equal to 0.

At the first step, because the data input to the processing unit are greater than or equal to \( b(1) \) with initial minimum representable value, the output of the \( \text{ Comparator}(1) \) is 1, i.e., \( \text{ageb}(1)=1 \). Accordingly, the output of the \( \text{Max}(1) \) is equal to \( b(1) \), \( d(2)=b(1) \). Based on the same principle, \( d(2)=b(2) \), \( \text{ageb}(2)=1 \), therefore \( d(3)=b(2) \). Consequently, \( d(N)=b(N-1) \), \( d(N)=b(N) \), \( \text{ageb}(N)=1 \). As a result, when \( \text{d_ena} \) is enabled, on the rising edge of the clock input, \( \text{data} \Rightarrow b(1) \), \( b(1) \Rightarrow b(2), \ldots, b(N-1) \Rightarrow b(N) \), where \( x \Rightarrow y \) denotes that the

Keywords—data sorting algorithm; FPGA; parallel sorting; normalized cross-correlation image matching
value of x will be transferred to y on the rising edge of the clock input.

At the second step, if \( data \geq b(1) \), \( ageb(1) = 1 \), and similar to the first step, the output of the \( Mux(1) \) is equal to \( b(1) \), i.e., \( d(2) = b(1) \). As \( b(2) \) is still the initial minimum representable value, \( d(2) > b(2) \), \( ageb(2) = 1 \). At this time, the status of the following N-2 sub-modules are similar to the first step. When \( d_{ena} \) is enabled, on the rising edge of the clock input, \( data \geq b(1), b(1) \Rightarrow b(2), \ldots, b(N-1) \Rightarrow b(N) \). On the contrary, if \( data < b(1) \), \( ageb(1) = 0 \), accordingly, the output of the \( Mux(1) \) is equal to \( data \), i.e., \( d(2) = data \). As \( b(2) \) is still equal to the initial minimum representable value, \( d(2) = b(2) \), \( ageb(2) = 1 \). The status of the following N-2 sub-modules are similar to the first step. When \( d_{ena} \) is enabled, on the rising edge of the clock input, \( b(1) \) holds its previous value, \( d(2) = b(2), \ldots, b(N-1) \Rightarrow b(N) \).

Consequently, based on the same principle as mentioned above, at the \( N^{th} \) step, the N data sorted are stored in DFFs. Subsequently, the data sorted in DFFs are shifted to the resultant RAM by the maximum representable value as data input to the processing unit during the following N steps. For signed fixed-point data with 8-bits width, the maximum representable value is 127; for unsigned fixed-point data with the same bus width, the maximum representable value is 255.

In conclusion, the whole sorting process including data transfer needs \( 2N \) steps.

### B. Data Sorting Scheme for Long Data Set

In the practical normalized cross-correlation image matching sub-system, the first \( M=200 \) maximum data sorted are required. But logic resource given by the task is low, only \( N=100 \) cascade sub-modules can be implemented. To solve this problem, a RAM is used to indicate whether the data of the address has been sorted or not. The implementation schematic diagram is shown in Fig. 3.

In Fig. 3, the Data Sorting Unit consists of N cascade sub-modules as shown in Fig. 1, which can find and sort the first N maximum values at one data flow (M steps), here, \( N<M \). The basic sorting principle given as follows is similar to sorting the short data set.

The processing of the first N steps is the same as that of sorting the short data set. Assuming that at the \( m^{th} \) step of the processing, all the outputs of the DFFs have been sorted to be \( b(1) \geq b(2) \geq \ldots \geq b(n) \geq \ldots \geq b(N-1) \geq b(N) \), here, \( M>m>N \). The data input (data) are less than \( b(1), b(2), \ldots, b(n-1) \), and \( data \geq b(n) \). At this moment, \( data < b(1) \), \( ageb(1)=0 \), the output of the \( Mux(1) \) is equal to data, i.e., \( d(2) = data \), then \( d(2) \) is also less than \( b(2) \), and so on. \( data \geq b(n-1) \), the output of the \( Mux(n) \) is also equal to the data, \( data \). With the assumption mentioned above, \( d(n) = b(n) \), the output of the \( Mux(n) \) is equal to \( b(n) \), \( d(n+1) = b(n) \), and as all the output of the DFFs have been sorted to be \( b(1) \geq b(2) \geq \ldots \geq b(N-1) \geq b(N) \), therefore, \( d(n+1) \geq b(n+1) \geq \ldots \geq b(N) \). As a result, \( d(n+2) = b(n+1) \), \ldots, \( d(N) = b(N-1) \). When \( d_{ena} \) is enabled, on the rising edge of the clock input, \( b(1), b(2), \ldots, b(N-1) \) hold their value, \( d(n) = b(n) \), \( d(n+1) = b(n) \), \( d(n+1) \geq b(n+1) \), \( \ldots \geq b(N) \). At the \( M^{th} \) step, the first N maximum data sorted in DFFs are obtained.

The whole processing principle for sorting the M data as shown in Fig. 3 is given as follows. Here, RAM C is a 1-bit RAM used to indicate whether the data of the address has been sorted or not. At the beginning, data are input from the RAM A to the Data Sorting Unit. The first N maximum values sorted are obtained. At the same time, all the data of the 1-bit RAM C are initialized to be 0. Then the first N maximum values sorted and their corresponding addresses in DFFs are shifted to the resultant RAM B by the maximum representable value as data input to the processing unit during the following N steps. At the same time, the data in the addresses (corresponding to the first N maximum values) of the 1-bit RAM C are set to 1. At the second round, When the indicators in the RAM C of the corresponding addresses to the first N maximum values sorted are equal to 1, the first N maximum values sorted will be
disabled, i.e., \( d_{ena} = 0 \), all the DFFs will also be disabled and
hold their values. On the contrary, when these indicators are
equal to 0, the Data Sorting Unit is enabled, the second \( N \)
maximum values are obtained in \( \text{int}(M+N-1)/N \) steps, \( \text{int}(z) \) is an operator that
intercept \( z \) to integer. The total computing time is \( \text{int}(M+N-1)/N \)*M + M/fclk \), where fclk is the clock frequency used
in the system.

C. Computational Complexity and Time Consumed

The traditional sorting method selects only one maximum
value at one data searching process and the whole sorting
process needs \((N-2)*(N-1)/2\) steps without consideration of
data transfer. Compared with the traditional sorting method,
the novel scheme has achieved higher speed performance with full
use of the high speed and capability advantage of the FPGA for
parallel computing. For example, if we have a data set of
\( M=100 \) to be sorted, the traditional sorting method without
consideration of data transfer will need \((100-2)*(100-1)/2\)
=4851 steps to finish the whole process. The novel data sorting
unit with \( N=100 \) cascade sub-modules needs \( 2*100=200 \) steps.
if a novel data sorting unit with only \( N=10 \) cascade sub-
modules is in use, \( \text{int}(100+9)/10 \) *100 + 100 = 1100 steps
for sorting are needed.

III. SIMULATION AND PRACTICAL RESULTS

A. Simulation Results

In this research, data sorting algorithm was one part of the
normalized cross-correlation image matching sub-system. The
EP2S60 (the FPGA chip from Altera corporation) [6] was used
as the basic development platform. Quartus II 8.0 with SP1 [5]
was used to perform logic analysis, synthesis, placement and
routing. In data sorting unit, unsigned fixed-point data with 8-
bits data width were used as input. The data enable signal was
enabled at all the times so that data could be sorted at the speed
of the system clock frequency. In this simulation, the first 8
sorted maximum values were obtained at one data flow to
demonstrate the effectiveness of the parallel sorting scheme.
The compilation report is shown in Fig. 4. From the timing
analyzer summary, the system can run at 225.53 MHz.

The timing simulation waveform is shown in Fig. 5. Here, \( clk \)
denotes the system clock signal; \( rst \) denotes the system
reset signal; \( d_{sload} \) is the signal to enable the load of the
initial minimum representable value to the DFFs. \( d_{ena} \)
denotes data input enable signal. \( data \) denotes the data to be
sorted. \( addr \) denotes the corresponding address. Eight
maximum outputs are denoted by \( \text{Max1D, Max2D, ..., Max8D} \),
where \( \text{Max1D >= Max2D >= ... >= Max8D} \). The corresponding
addresses are denoted by \( \text{Max1A \_Addr, Max2A \_Addr, ..., Max8A \_Addr} \).

From Fig. 5, the first 8 sorted maximum data outputs and
the corresponding addresses are correct. Therefore it is shown
that this novel scheme works well.

B. Practical Experiment Results

As one part of the normalized cross-correlation image
matching subsystem, the logic implementation of the novel
parallel sorting scheme has been applied to the real project.
Data are input to the system with a template image of 80*80
and a real-time image of 512*512 with 8-bits data width. So,
433*433(=187489) correlation results can be obtained. The
first 200 maximum sorted values were required for further
processing.

The block schematic of normalized cross-correlation image
matching subsystem is shown in Fig. 6. At the beginning, the
digital signal processor - TS201[7] was used to sending the
data to the dual-port RAM O and sending image parameters
The block schematic of normalized correlation image matching sub-system and the start command to FPGA. And then the normalized cross-correlation image matching and the result sorting were started. In FPGA, available logic resource for sorting was low, only 100 cascaded sub-modules was implemented. So during the image matching process, only the first 100 maximum values sorted were obtained. Besides the time consumed by image matching, extra 187489+200=187689 steps are required to search and sort the second 100 maximum value. And the corresponding time consumed is 2.68ms at the system clock of 70 MHz. At the end of sub-system processing, TS201 will receive an interrupt signal to indicate the completeness of the image matching and sorting. To improve system reliability, TS201 will query the corresponding status register of the FPGA to confirm this operation before further processing.

In the practical experiment, the normalized cross-correlation image matching sub-system had achieved desirable image matching performance, and the first 200 maximum values can be sorted correctly. It is shown that the data sorting scheme is feasible and can effectively improve the speed performance.

IV. CONCLUSION

To improve the speed performance of the normalized cross-correlation image matching subsystem, a novel high-speed parallel data sorting scheme based on FPGA is proposed in this paper. When the FPGA chip we used above has low available logic resource for sorting, the scheme is further extended with an additional RAM as indicators for sorted data to sort larger data set. Function and timing simulation and practical experiment results in the real normalized cross-correlation image matching sub-system have shown that this scheme can effectively improve the speed performance with more logic resources used.

REFERENCES