

# ECG 700 Advanced Computer System Architecture Fall 2012

## Lecture 2 – Memory Hierarchy Design

Mei Yang

Adapted from David Patterson's slides on graduate  
computer architecture

### Outline

- ▶ Introduction
- ▶ Ten Advanced Optimizations of Cache Performance
- ▶ Memory Technology and Optimizations
- ▶ Virtual Memory and Virtual Machines
- ▶ Crosscutting Issues
- ▶ Memory Hierarchies in ARM Cortex-A8 And Intel Core i7
- ▶ Fallacies and Pitfalls



2

# Introduction

- ▶ Programmers want unlimited amounts of memory with low latency
- ▶ Fast memory technology is more expensive per bit than slower memory
- ▶ Solution: organize memory system into a hierarchy
  - Entire addressable memory space available in largest, slowest memory
  - Incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor
- ▶ Temporal and spatial locality insures that nearly all references can be found in smaller memories
  - Gives the allusion of a large, fast memory being presented to the processor


3

# Memory Hierarchy



4

## Memory Performance Gap



5

## Memory Hierarchy Design

- ▶ Memory hierarchy design becomes more crucial with recent multi-core processors:
  - Aggregate peak bandwidth grows with # cores:
    - Intel Core i7 can generate two references per core per clock
    - Four cores and 3.2 GHz clock
      - 25.6 billion 64-bit data references/second +
      - 12.8 billion 128-bit instruction references
      - = 409.6 GB/s!
    - DRAM bandwidth is only 6% of this (25 GB/s)
    - Requires:
      - Multi-port, pipelined caches
      - Two levels of cache per core
      - Shared third-level cache on chip

6

## Performance and Power

- ▶ High-end microprocessors have  $>10$  MB on-chip cache
  - Consumes large amount of area and power budget
  - Account for 25 ~ 50% of total power consumption
- ▶ Need consider both performance and power trade-off
  - Performance in terms of average memory access time, determined by the cache access time, miss rate, and miss penalty

7

## Memory Hierarchy Basics

- ▶ When a word is not found in the cache, a *miss* occurs:
  - Fetch word from lower level in hierarchy, requiring a higher latency reference
  - Lower level may be another cache or the main memory
  - Also fetch the other words contained within the *block*
    - Takes advantage of spatial locality
  - Place block into cache in any location within its *set*, determined by address
    - block address MOD number of sets

8

## Memory Hierarchy Basics

- ▶  $n$  sets =>  $n$ -way set associative
  - *Direct-mapped cache* => one block per set
  - *Fully associative* => one set
- ▶ Writing to cache: two strategies
  - *Write-through*
    - Immediately update lower levels of hierarchy
  - *Write-back*
    - Only update lower levels of hierarchy when an updated block is replaced
  - Both strategies use *write buffer* to make writes asynchronous

9

## Memory Hierarchy Basics



- ▶ Miss rate
  - Fraction of cache access that result in a miss
- ▶ Causes of misses
  - Compulsory
    - First reference to a block
  - Capacity
    - Blocks discarded and later retrieved
  - Conflict
    - Program makes repeated references to multiple addresses from different blocks that map to the same location in the cache

10

Cache size (KB)	Degree associative	Total miss rate	Miss rate components (relative percent) (sum = 100% of total miss rate)					
			Compulsory		Capacity		Conflict	
4	1-way	0.098	0.0001	0.1%	0.070	72%	0.027	28%
4	2-way	0.076	0.0001	0.1%	0.070	93%	0.005	7%
4	4-way	0.071	0.0001	0.1%	0.070	99%	0.001	1%
4	8-way	0.071	0.0001	0.1%	0.070	100%	0.000	0%
8	1-way	0.068	0.0001	0.1%	0.044	65%	0.024	35%
8	2-way	0.049	0.0001	0.1%	0.044	90%	0.005	10%
8	4-way	0.044	0.0001	0.1%	0.044	99%	0.000	1%
8	8-way	0.044	0.0001	0.1%	0.044	100%	0.000	0%
16	1-way	0.049	0.0001	0.1%	0.040	82%	0.009	17%
16	2-way	0.041	0.0001	0.2%	0.040	98%	0.001	2%
16	4-way	0.041	0.0001	0.2%	0.040	99%	0.000	0%
16	8-way	0.041	0.0001	0.2%	0.040	100%	0.000	0%
32	1-way	0.042	0.0001	0.2%	0.037	89%	0.005	11%
32	2-way	0.038	0.0001	0.2%	0.037	99%	0.000	0%
32	4-way	0.037	0.0001	0.2%	0.037	100%	0.000	0%
32	8-way	0.037	0.0001	0.2%	0.037	100%	0.000	0%
64	1-way	0.037	0.0001	0.2%	0.028	77%	0.008	23%
64	2-way	0.031	0.0001	0.2%	0.028	91%	0.003	9%
64	4-way	0.030	0.0001	0.2%	0.028	95%	0.001	4%
64	8-way	0.029	0.0001	0.2%	0.028	97%	0.001	2%
128	1-way	0.021	0.0001	0.3%	0.019	91%	0.002	8%
128	2-way	0.019	0.0001	0.3%	0.019	100%	0.000	0%
128	4-way	0.019	0.0001	0.3%	0.019	100%	0.000	0%
128	8-way	0.019	0.0001	0.3%	0.019	100%	0.000	0%
256	1-way	0.013	0.0001	0.5%	0.012	94%	0.001	6%
256	2-way	0.012	0.0001	0.5%	0.012	99%	0.000	0%
256	4-way	0.012	0.0001	0.5%	0.012	99%	0.000	0%
256	8-way	0.012	0.0001	0.5%	0.012	99%	0.000	0%
512	1-way	0.008	0.0001	0.8%	0.005	66%	0.003	33%
512	2-way	0.007	0.0001	0.9%	0.005	71%	0.002	28%
512	4-way	0.006	0.0001	1.1%	0.005	91%	0.000	8%
512	8-way	0.006	0.0001	1.1%	0.005	95%	0.000	4%

11

## Distribution of Miss Rate



12

# Memory Hierarchy Basics


$$\frac{\text{Misses}}{\text{Instruction}} = \frac{\text{Miss rate} \times \text{Memory accesses}}{\text{Instruction count}} = \text{Miss rate} \times \frac{\text{Memory accesses}}{\text{Instruction}}$$

Average memory access time = Hit time + Miss rate × Miss penalty

- ▶ Note that speculative and multithreaded processors may execute other instructions during a miss
  - Reduces performance impact of misses

13

# Example of Cache Organization



14


# Memory Hierarchy Basics

## ▶ Six basic cache optimizations:

- Larger block size
  - Reduces compulsory misses
  - Increases capacity and conflict misses, increases miss penalty
- Larger total cache capacity to reduce miss rate
  - Increases hit time, increases power consumption
- Higher associativity
  - Reduces conflict misses
  - Increases hit time, increases power consumption
- Higher number of cache levels
  - Reduces overall memory access time
$$\text{Hit time}_{L1} + \text{Miss rate}_{L1} \times (\text{Hit time}_{L2} + \text{Miss rate}_{L2} \times \text{Miss penalty}_{L2})$$
- Giving priority to read misses over writes
  - Reduces miss penalty
- Avoiding address translation in cache indexing
  - Reduces hit time

15

# L1 Size and Associativity



Access time vs. size and associativity

16

## Example

What is the impact of two different cache organizations on the performance of a processor? Assume the CPI with a perfect cache is 1.6, the clock cycle time is 0.35ns, there are 1.4 mem refers/instruction, the size of both caches is 128KB, with block size 64 bytes. One cache is direct mapped with miss rate of 2.1%. The other is two-way set associative with miss rate of 1.9% and 1.35 times stretching of cache clock cycle time. Assume the hit time is 1 clock cycle and the miss penalty is 65ns. Find the AMAT and the processor performance.

$AMAT = \text{Hit time} + \text{Miss rate} \times \text{Miss penalty}$

$AMAT_{1\text{-way}} = 0.35 + (0.021 \times 65) = 1.72\text{ns.}$

$AMAT_{2\text{-way}} = 0.35 \times 1.35 + (0.019 \times 65) = 1.71\text{ns.}$

$CPU \text{ time} = IC \times (CPI + \text{Misses/instruction} \times \text{Miss penalty}) \times CC$

$= IC \times (CPI \times CC + (\text{Miss rate} \times \text{Mem accesses} / \text{instruction} \times \text{Miss penalty} \times CC))$

$CPU \text{ time}_{1\text{-way}} = IC \times (1.6 \times 0.35 + (0.021 \times 1.4 \times 65)) = 2.47 \times IC$

$CPU \text{ time}_{2\text{-way}} = IC \times (1.6 \times 0.35 \times 1.35 + (0.019 \times 1.4 \times 65)) = 2.49 \times IC$


17

## Ten Advanced Optimizations

- ▶ Small and simple first level caches
  - Critical timing path:
    - addressing tag memory, then
    - comparing tags, then
    - selecting correct set
  - Direct-mapped caches can overlap tag compare and transmission of data
  - Lower associativity reduces power because fewer cache lines are accessed

18

## L1 Size and Associativity



Energy per read vs. size and associativity

19

## Way Prediction

- ▶ To improve hit time, predict the way to pre-set mux
  - Mis-prediction gives longer hit time
  - Prediction accuracy
    - > 90% for two-way
    - > 80% for four-way
    - I-cache has better accuracy than D-cache
  - First used on MIPS R10000 in mid-90s
  - Used on ARM Cortex-A8
- ▶ Extend to predict block as well
  - "Way selection"
  - Increases mis-prediction penalty


20

# Pipelining Cache

- ▶ Pipeline cache access to improve bandwidth
  - Examples:
    - Pentium: 1 cycle
    - Pentium Pro – Pentium III: 2 cycles
    - Pentium 4 – Core i7: 4 cycles
- ▶ Increases branch mis-prediction penalty
- ▶ Makes it easier to increase associativity

# Nonblocking Caches

- ▶ Allow hits before previous misses complete
  - “Hit under miss”
  - “Hit under multiple miss”
- ▶ L2 must support this
- ▶ In general, processors can hide L1 miss penalty but not L2 miss penalty



## Example

What is more important for floating-point programs and integer programs: two-way set associativity or hit under one miss for the primary data caches? Assume the average miss rates for 32KB data caches: 5.2% and 4.9% for floating-point programs with a direct-mapped cache and a two-way set associative cache, respectively; 3.5% and 3.2% for integer programs with a direct-mapped cache and a two-way set associative cache, respectively. Assume the miss penalty to L2 is 10 cycles, and the L2 misses and penalty are the same.

For floating-point programs, the average memory stall times are

$$\text{Miss rate}_{\text{DM}} \times \text{Miss penalty} = 5.2\% \times 10 = 0.52$$

$$\text{Miss rate}_{\text{2-way}} \times \text{Miss penalty} = 4.9\% \times 10 = 0.49$$

The cache latency for two-way associativity is  $0.49/0.52=94\%$  vs. direct-mapped cache, while the hit under miss reduces the latency to 87.5%

For integer-point programs, the average memory stall times are

$$\text{Miss rate}_{\text{DM}} \times \text{Miss penalty} = 3.5\% \times 10 = 0.35$$

$$\text{Miss rate}_{\text{2-way}} \times \text{Miss penalty} = 3.2\% \times 10 = 0.32$$

The cache latency for two-way associativity is  $0.32/0.35$  or 91% for direct-mapped cache, while the hit under miss reduces the latency to 91%

23

## Multibanked Caches

- ▶ Organize cache as independent banks to support simultaneous access
  - ARM Cortex-A8 supports 1-4 banks for L2
  - Intel i7 supports 4 banks for L1 and 8 banks for L2
- ▶ Interleave banks according to block address




Figure 2.6 Four-way interleaved cache banks using block addressing. Assuming 64 bytes per blocks, each of these addresses would be multiplied by 64 to get byte addressing.

24

## Critical Word First, Early Restart

- ▶ Critical word first
  - Request missed word from memory first
  - Send it to the processor as soon as it arrives
- ▶ Early restart
  - Request words in normal order
  - Send missed work to the processor as soon as it arrives
- ▶ Effectiveness of these strategies depends on block size and likelihood of another access to the portion of the block that has not yet been fetched

25

## Merging Write Buffer

- ▶ When storing to a block that is already pending in the write buffer, update write buffer
- ▶ Write merging reduces stalls due to full write buffer
- ▶ Do not apply to I/O addresses

Write address	V	V	V	V
100	1	Mem[100]	0	0
108	1	Mem[108]	0	0
116	1	Mem[116]	0	0
124	1	Mem[124]	0	0

No write merging

Write address	V	V	V	V
100	1	Mem[100]	1	Mem[108]
	0	0	1	Mem[116]
	0	0	0	1
	0	0	0	Mem[124]

Write merging


26

# Compiler Optimizations

- ▶ Loop Interchange
  - Swap nested loops to access memory in sequential order
- ▶ Blocking
  - Instead of accessing entire rows or columns, subdivide matrices into blocks
  - Requires more memory accesses but improves locality of accesses

27


## Example



28

## Hardware Prefetching

- ▶ Fetch two blocks on miss (include next sequential block)



Pentium 4 Pre-fetching

29

## Compiler Prefetching

- ▶ Insert prefetch instructions before data is needed
- ▶ Non-faulting: prefetch doesn't cause exceptions
- ▶ Register prefetch
  - Loads data into register
- ▶ Cache prefetch
  - Loads data into cache
- ▶ Combine with loop unrolling and software pipelining

30

## Example

For the code below, determine the which accesses are likely to cause data cache misses. Next, insert prefetch instructions to reduce misses. Finally, calculate the number of prefetch instructions executed and the misses avoided by prefetching. Let's assume we have an 8KB direct-mapped data cache with 16-byte blocks, and it's the write-back cache that does write allocate. The elements of a and b are 8 bytes. There are 3 rows and 100 columns for a and 3 columns for b.

```
for (i=0; i < 3; i=i+1)
  for (j=0; j<100; j=j+1)
    a[i][j] = b[j][0] * b[j+1][0];
```

Since a has 3 rows and 100 columns, its accesses will lead to  $3 \times (100/2)$ , or 150 misses. While b has 101 misses for accessing  $b[j+1][0]$ . So totally 251 misses.

```
for (j=0; j < 100; j=j+1) {
  prefetch(b[j+7][0]); //b(j,0) for 7 iterations later
  prefetch(a[0][j+7]); //a(0,j) for 7 iterations later
  a[0][j] = b[j][0] * b[j+1][0]; };
for (i=0; i<3; i=i+1)
  for (j=0; j<100; j=j+1){
    prefetch(a[i][j+7]); //a[i][j] for +7 iterations
    a[i][j] = b[j][0] * b[j+1][0]; }
```

31

## Example (cont'd)

7 misses for elements  $b[0][0]$  to  $b[6][0]$  in the first loop.  
4 misses for elements  $a[0][0]$  to  $a[0][6]$  in the first loop.  
4 misses for elements  $a[1][0]$  to  $a[1][6]$  in the second loop.  
4 misses for elements  $a[2][0]$  to  $a[2][6]$  in the second loop.  
Totally 19 misses.

Calculate the time saved in the previous example. Ignore instruction cache misses and assume there are no conflict or capacity misses in the data cache. Assume that prefetches can overlap with each other and with cache misses. The original loop takes 7 clock cycles per iteration, the first prefetch loop takes 9 clock cycles per iteration, and the second prefetch loop takes 8 clock cycles per iteration. A miss takes 100 clock cycles.

Original doubly nested loop:  
 $300 \times 7 + 251 \times 100 = 27200$  clock cycles

Prefetch loop:  
 $9 \times 100 + 11 \times 100 + 2 \times 100 \times 8 + 8 \times 100 = 4400$  clock cycles

The speedup of prefetch code to original loop:  $27200/4400 = 6.2$  times

32

# Summary

Technique	Hit time	Bandwidth	Miss penalty	Miss rate	Power consumption	Hardware cost/complexity	Comment
Small and simple caches	+			-	+	0	Trivial; widely used
Way-predicting caches	+				+	1	Used in Pentium 4
Pipelined cache access	-	+				1	Widely used
Nonblocking caches		+	+			3	Widely used
Banked caches		+			+	1	Used in L2 of both i7 and Cortex-A8
Critical word first and early restart			+			2	Widely used
Merging write buffer			+			1	Widely used with write through
Compiler techniques to reduce cache misses				+		0	Software is a challenge, but many compilers handle common linear algebra calculations
Hardware prefetching of instructions and data			+	+	-	2 instr., 3 data	Most provide prefetch instructions; modern high-end processors also automatically prefetch in hardware.
Compiler-controlled prefetching			+	+		3	Needs nonblocking cache; possible instruction overhead; in many CPUs

Figure 2.11 Summary of 10 advanced cache optimizations showing impact on cache performance, power consumption, and complexity. Although generally a technique helps only one factor, prefetching can reduce misses if done sufficiently early; if not, it can reduce miss penalty. + means that the technique improves the factor, - means it hurts that factor, and blank means it has no impact. The complexity measure is subjective, with 0 being the easiest and 3 being a challenge.

33

# Memory Technology

- ▶ Performance metrics
  - Latency is concern of cache
  - Bandwidth is concern of multiprocessors and I/O
  - Access time
    - Time between read request and when desired word arrives
  - Cycle time
    - Minimum time between unrelated requests to memory
- ▶ DRAM used for main memory, SRAM used for cache

34

# Memory Technology

## ▶ SRAM

- Requires low power to retain bit
- Requires 6 transistors/bit


## ▶ DRAM

- Must be re-written after being read
- Must also be periodically refreshed
  - Every ~ 8 ms
  - Each row can be refreshed simultaneously
- One transistor/bit
- Address lines are multiplexed:
  - Upper half of address: row access strobe (RAS)
  - Lower half of address: column access strobe (CAS)

35

# DRAM Technology

## ▶ Internal organization



36

# Memory Technology

- ▶ Amdahl:
  - Memory capacity should grow linearly with processor speed
  - Unfortunately, memory capacity and speed has not kept pace with processors
  
- ▶ Some optimizations:
  - Multiple accesses to same row
  - Synchronous DRAM
    - Added clock to DRAM interface
    - Burst mode with critical word first
  - Wider interfaces
  - Double data rate (DDR)
  - Multiple banks on each DRAM device

# Memory Optimizations

Production year	Chip size	DRAM Type	Row access strobe (RAS)		Column access strobe (CAS)/ data transfer time (ns)	Cycle time (ns)
			Slowest DRAM (ns)	Fastest DRAM (ns)		
1980	64K bit	DRAM	180	150	75	250
1983	256K bit	DRAM	150	120	50	220
1986	1M bit	DRAM	120	100	25	190
1989	4M bit	DRAM	100	80	20	165
1992	16M bit	DRAM	80	60	15	120
1996	64M bit	SDRAM	70	50	12	110
1998	128M bit	SDRAM	70	50	10	100
2000	256M bit	DDR1	65	45	7	90
2002	512M bit	DDR1	60	40	5	80
2004	1G bit	DDR2	55	35	5	70
2006	2G bit	DDR2	50	30	2.5	60
2010	4G bit	DDR3	36	28	1	37
2012	8G bit	DDR3	30	24	0.5	31

**Figure 2.13** Times of fast and slow DRAMs vary with each generation. (Cycle time is defined on page 95.) Performance improvement of row access time is about 5% per year. The improvement by a factor of 2 in column access in 1986 accompanied the switch from NMOS DRAMs to CMOS DRAMs. The introduction of various burst transfer modes in the mid-1990s and SDRAMs in the late 1990s has significantly complicated the calculation of access time for blocks of data; we discuss this later in this section when we talk about SDRAM access time and power. The DDR4 designs are due for introduction in mid- to late 2012. We discuss these various forms of DRAMs in the next few pages.

# Memory Optimizations

Standard	Clock rate (MHz)	M transfers per second	DRAM name	MB/sec /DIMM	DIMM name
DDR	133	266	DDR266	2128	PC2100
DDR	150	300	DDR300	2400	PC2400
DDR	200	400	DDR400	3200	PC3200
DDR2	266	533	DDR2-533	4264	PC4300
DDR2	333	667	DDR2-667	5336	PC5300
DDR2	400	800	DDR2-800	6400	PC6400
DDR3	533	1066	DDR3-1066	8528	PC8500
DDR3	666	1333	DDR3-1333	10,664	PC10700
DDR3	800	1600	DDR3-1600	12,800	PC12800
DDR4	1066–1600	2133–3200	DDR4-3200	17,056–25,600	PC25600

**Figure 2.14** Clock rates, bandwidth, and names of DDR DRAMS and DIMMs in 2010. Note the numerical relationship between the columns. The third column is twice the second, and the fourth uses the number from the third column in the name of the DRAM chip. The fifth column is eight times the third column, and a rounded version of this number is used in the name of the DIMM. Although not shown in this figure, DDRs also specify latency in clock cycles as four numbers, which are specified by the DDR standard. For example, DDR3-2000 CL 9 has latencies of 9-9-9-28. What does this mean? With a 1 ns clock (clock cycle is one-half the transfer rate), this indicate 9 ns for row to columns address (RAS time), 9 ns for column access to data (CAS time), and a minimum read time of 28 ns. Closing the row takes 9 ns for precharge but happens only when the reads from that row are finished. In burst mode, transfers occur on every clock on both edges, when the first RAS and CAS times have elapsed. Furthermore, the precharge is not needed until the entire row is read. DDR4 will be produced in 2012 and is expected to reach clock rates of 1600 MHz in 2014, when DDR5 is expected to take over. The exercises explore these details further.

39

# Memory Optimizations

- ▶ **DDR:**
  - **DDR2**
    - Lower power (2.5 V -> 1.8 V)
    - Higher clock rates (266 MHz, 333 MHz, 400 MHz)
  - **DDR3**
    - 1.5 V
    - 800 MHz
  - **DDR4**
    - 1–1.2 V
    - 1600 MHz
- ▶ **GDDR5 is graphics memory based on DDR3**


40

# Memory Optimizations

- ▶ Graphics memory:
  - Achieve 2–5 X bandwidth per DRAM vs. DDR3
    - Wider interfaces (32 vs. 16 bit)
    - Higher clock rate
      - Possible because they are attached via soldering instead of socketed DIMM modules
- ▶ Reducing power in SDRAMs:
  - Lower voltage
  - Low power mode (ignores clock, continues to refresh)

41

# Memory Power Consumption



42

## Flash Memory

- ▶ Type of EEPROM
- ▶ Must be erased (in blocks) before being overwritten
- ▶ Non volatile
- ▶ Limited number of write cycles
- ▶ Cheaper than SDRAM, more expensive than disk
- ▶ Slower than SRAM, faster than disk

43

## Memory Dependability

- ▶ Memory is susceptible to cosmic rays
- ▶ *Soft errors*: dynamic errors
  - Detected and fixed by error correcting codes (ECC)
- ▶ *Hard errors*: permanent errors
  - Use spare rows to replace defective rows
- ▶ Chipkill: a RAID-like error recovery technique

44

## Virtual Memory

- ▶ Protection via virtual memory
  - Keeps processes in their own memory space
- ▶ Role of architecture:
  - Provide user mode and supervisor mode
  - Protect certain aspects of CPU state
  - Provide mechanisms for switching between user mode and supervisor mode
  - Provide mechanisms to limit memory accesses
  - Provide TLB to translate addresses

45

## Virtual Machines

- ▶ Supports isolation and security
- ▶ Sharing a computer among many unrelated users
- ▶ Enabled by raw speed of processors, making the overhead more acceptable
- ▶ Allows different ISAs and operating systems to be presented to user programs
  - “System Virtual Machines”
  - SVM software is called “virtual machine monitor” or “hypervisor”
  - Individual virtual machines run under the monitor are called “guest VMs”

46

## Impact of VMs on Virtual Memory

- ▶ Each guest OS maintains its own set of page tables
  - VMM adds a level of memory between physical and virtual memory called “real memory”
  - VMM maintains shadow page table that maps guest virtual addresses to physical addresses
    - Requires VMM to detect guest’s changes to its own page table
    - Occurs naturally if accessing the page table pointer is a privileged operation


47

## Putting it All Together: Memory Hierarchies in ARM Cortex-A8

- ▶ Cortex-A8 is a configurable core that supports ARMv7 ISA
- ▶ Issues two instructions per clock at clock rates up to 1GHz
  - Can support two-level cache
    - L1 (I & D): each 16KB or 32 KB as four-way set associative
    - Optional L2: 128KB up to 1 MB as eight-way set associative
  - Uses a pair of TLBs (I and D), each is fully associative with 32 entries and a variable page size (4KB, 16KB, 64KB, 1MB, and 16 MB)

48

# Address Translation



49

# Performance

