


# Combinational Building Blocks

- Multiplexers
- Decoders

# Multiplexer (Mux)

- Selects between one of  $N$  inputs to connect to output
  - $\log_2 N$ -bit required to select input – control input  $S$
- Example:  
**2:1 Mux (2 inputs to 1 output)**
  - $N = 2$
  - $\log_2 2 = 1$  control bit required





S	$D_1$	$D_0$	Y		
				0	$D_0$
0	0	0	0	0	$D_0$
0	0	1	1	1	$D_1$
0	1	0	0		
0	1	1	1		
1	0	0	0		
1	0	1	0		
1	1	0	1		
1	1	1	1		

# Multiplexer Implementations


- Logic gates
  - Sum-of-products form

S	$D_1$	$D_0$	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



- Tristates

- For an N-input mux, use N tristates
- Turn on exactly one to select the appropriate input




# Logic using Multiplexers

- Using the mux as a lookup table
  - Zero outputs tied to GND
  - One output tied to VDD


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$



# Logic using Multiplexers

- Reducing the size of the mux




# Decoders

- $N$  inputs,  $2^N$  outputs
- One-hot outputs: only one output HIGH at once
- Example


2:4 Decoder (2 inputs to 4 outputs)

- $A_i$  decimal value selects the corresponding output




$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

# Decoder Implementation




# Logic Using Decoders

- OR minterms



# Timing


- Delay between input change and output changing



- How to build fast circuits?

# Propagation & Contamination Delay

- **Propagation delay:**  $t_{pd}$  = max delay from input to final output
- **Contamination delay:**  $t_{cd}$  = min delay from input to initial output change




Note: Timing diagram shows a signal with a high and low and transition time as an 'X'.

Cross hatch indicates unknown/changing values

# Propagation & Contamination Delay

- Delay is caused by
  - Capacitance and resistance in a circuit
  - Speed of light limitation
- Reasons why  $t_{pd}$  and  $t_{cd}$  may be different:
  - Different rising and falling delays
  - Multiple inputs and outputs, some of which are faster than others
  - Circuits slow down when hot and speed up when cold

# Critical (Long) & Short Paths



**Critical (Long) Path:**  $t_{pd} = 2t_{pd\_AND} + t_{pd\_OR}$



**Short Path:**  $t_{cd} = t_{cd\_AND}$

# Glitches

- When a single input change causes an output to change multiple times



# Glitch Example

- What happens when  $A = 0, C = 1, B$  falls?





$$Y = \bar{A}\bar{B} + BC$$

# Glitch Example (cont.)



Note: n1 is slower than n2 because of the extra inverter for B to go through

# Fixing the Glitch



# Why Understand Glitches?

- Glitches shouldn't cause problems because of **synchronous design** conventions (see Chapter 3)
- It's important to **recognize** a glitch: in simulations or on oscilloscope
- Can't get rid of all glitches – simultaneous transitions on multiple inputs can also cause glitches